
成 績 :60 分
-
Syllabus
-
Overview of IC Design flow
-
Verilog Review
-
RTL review
-
IP Design Examples
-
Adder IP Project
-
Control unit
-
Datapath Optimization
- 課程介紹
- 課程安排
- 評論